

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10550323
	Filing Date		2005-09-23
	First Named Inventor	Roger D. Chamberlain	
	Art Unit	2162	
	Examiner Name	Fleurantin, Jean B.	
	Attorney Docket Number	53047-57370	

U.S. PATENTS						Remove
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear
	1	6006264		1999-12-21	Colby et al.	
	2	6064739	A	2000-05-16	Davis	
	3	6279140		2001-08-21	Slane	
	4	7257842		2007-08-14	Barton et al.	
	5	7454418		2008-11-18	Wang	
	6	7478431		2009-01-13	Nachenberg	
	7	7496108		2009-02-24	Biran et al.	
	8	7558925		2009-07-07	Bouchard et al.	

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550323
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2162
Examiner Name	Fleurantin, Jean B.
Attorney Docket Number	53047-57370

9	7617291		2009-11-10	Fan et al.	
10	7685121		2010-03-23	Brown et al.	

If you wish to add additional U.S. Patent citation information please click the Add button.

Add

U.S.PATENT APPLICATION PUBLICATIONS

Remove

Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear
	1	20030115485		2003-06-19	Milliken	
	2	20040064737		2004-04-01	Milliken et al.	
	3	20040111632		2004-06-10	Halperin	
	4	20050135608		2005-06-23	Zheng	
	5	20050229254		2005-10-13	Singh et al.	

If you wish to add additional U.S. Published Application citation information please click the Add button.

Add

FOREIGN PATENT DOCUMENTS

Remove

Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ² j	Kind Code ⁴	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear	T ⁵
-------------------	---------	--------------------------------------	-----------------------------	------------------------	------------------	---	--	----------------

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number	10550323
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2162
Examiner Name	Fleurantin, Jean B.
Attorney Docket Number	53047-57370

1	2000286715	JP	A	2000-10-13	Toshiba Corp	<input type="checkbox"/>
2	2002101089	JP	A	2002-04-05	Mitsubishi Corp	<input type="checkbox"/>
3	2000041136	WO	A1	2000-07-13	Silicon Graphics Inc	<input type="checkbox"/>

If you wish to add additional Foreign Patent Document citation information please click the Add button

NON-PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	T5
	1	AMANUMA ET AL., "A FPGA Architecture For High Speed Computation", Proceedings of 60th Convention Architecture, Software Science, Engineering, March 14, 2000, pp. 1-163-1-164, Information Processing Society, Japan	<input type="checkbox"/>
	2	ASAMI ET AL., "Improvement of DES Key Search on FPGA-Based Parallel Machine "RASH"", Proceedings of Information Processing Society, August 15, 2000, pp. 50-57, Vol. 41, No. SIG5 (HPS1), Japan	<input type="checkbox"/>
	3	DHARMAPURIKAR ET AL., "Design and Implementation of a String Matching System for Network Intrusion Detection using FPGA-based Bloom Filters", Proc. of 12th Annual IEEE Symposium on Field Programmable Custom Computing Machines, 2004, pp. 1-10	<input type="checkbox"/>
	4	KOLONIARI ET AL., "Content-Based Routing of Path Queries in Peer-to-Peer Systems", pp. 1-19, E. Bertino et al. (Eds.): EDBT 2004, LNCS 2992, pp. 29-47, 2004, copyright by Springer-Verlag, Germany	<input type="checkbox"/>
	5	LI ET AL., "Large-Scale IP Traceback in High-Speed Internet: Practical Techniques and Theoretical Foundation", Proceedings of the 2004 IEEE Symposium on Security and Privacy, 2004, pp. 1-15	<input type="checkbox"/>
	6	Office Action for JP Application 2006-533393 dated August 24, 2010	<input type="checkbox"/>

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550323
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2162
Examiner Name	Fleurantin, Jean B.
Attorney Docket Number	53047-57370

7	SEKI ET AL., "High Speed Computation of Shogi With FPGA", Proceedings of 58th Convention Architecture, Software Science, Engineering, March 9, 1999, pp. 1-133-1-134	<input type="checkbox"/>
8	YOSHITANI ET AL., "Performance Evaluation of Parallel Volume Rendering Machine Re Volver/C40", Study Report of Information Processing Society, March 5, 1999, pp. 79-84, Vol. 99, No. 21	<input type="checkbox"/>

If you wish to add additional non-patent literature document citation information please click the Add button

EXAMINER SIGNATURE

Examiner Signature	Date Considered
--------------------	-----------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ See Kind Codes of USPTO Patent Documents at www.USPTO.GOV or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.